



and Architecture 10th Edition



## Chapter 13

Instruction Sets: Addressing Modes and Formats

#### **Addressing Modes**






Figure 13.1 Addressing Modes

# Table 13.1 Basic Addressing Modes


Mode	Algorithm	<b>Principal Advantage</b>	Principal Disadvantage
Immediate	Operand = A	No memory reference	Limited operand magnitude
Direct	EA = A	Simple	Limited address space
Indirect	EA = (A)	Large address space	Multiple memory references
Register	EA = R	No memory reference	Limited address space
Register indirect	EA = (R)	Large address space	Extra memory reference
Displacement	EA = A + (R)	Flexibility	Complexity
Stack	EA = top of stack	No memory reference	Limited applicability

Virtually all computer architectures provide more than one of these addressing modes. The question arises as to how the processor can determine which address mode is being used in a particular instruction. Several approaches are taken. Often, different opcodes will use different addressing modes. Also, one or more bits in the instruction format can be used as a *mode field*. The value of the mode field deter- mines which addressing mode is to be used.

The second comment concerns the interpretation of the effective address (EA). In a system without virtual memory, the **effective address** will be either a main memory address or a register. In a virtual memory system, the effective address is a virtual address or a register. The actual mapping to a physical address is a function of the memory management unit (MMU) and is invisible to the programmer.

## **Immediate Addressing**





- Operand = A
- This mode can be used to define and use constants or set initial values of variables
  - Typically the number will be stored in twos complement form
  - The leftmost bit of the operand field is used as a sign bit

#### ■ Advantage:

No memory reference other than the instruction fetch is required to obtain the operand, thus saving one memory or cache cycle in the instruction cycle

#### Disadvantage:


■ The size of the number is restricted to the size of the address field, which, in most instruction sets, is small compared with the word length

#### **Direct Addressing**

Address field contains the effective address of the operand

> Effective address (EA) = address field (A)

> > Was common in earlier generations of computers






Requires only one memory reference and no special calculation


> Limitation is that it provides only a limited address space

#### +


## **Indirect Addressing**

- Reference to the address of a word in memory which contains a full-length address of the operand
- $\blacksquare$  EA = (A)
  - Parentheses are to be interpreted as meaning contents of
- Advantage:
  - For a word length of N an address space of  $2^N$  is now available
- Disadvantage:
  - Instruction execution requires two memory references to fetch the operand
    - One to get its address and a second to get its value
- A rarely used variant of indirect addressing is multilevel or cascaded indirect addressing
  - $\blacksquare$  EA =  $(\dots(A)\dots)$
  - Disadvantage is that three or more memory references could be required to fetch an operand






#### Register Addressing




#### +

## Register Indirect Addressing




- The only difference is whether the address field refers to a memory location or a register
- $\blacksquare$  EA = (R)
- Address space limitation of the address field is overcome by having that field refer to a wordlength location containing an address
- Uses one less memory reference than indirect addressing





## Displacement Addressing

- Combines the capabilities of direct addressing and register indirect addressing
- $\blacksquare$  EA = A + (R)
- Requires that the instruction have two address fields, at least one of which is explicit
  - The value contained in one address field (value = A) is used directly
  - The other address field refers to a register whose contents are added to A to produce the effective address
- Most common uses:
  - Relative addressing
  - Base-register addressing
  - Indexing




#### Relative Addressing

#### The implicitly referenced register is the program counter (PC)

- The next instruction address is added to the address field to produce the EA
- Typically the address field is treated as a twos complement number for this operation
- Thus the effective address is a displacement relative to the address of the instruction


#### Exploits the concept of locality

Saves address bits in the instruction if most memory references are relatively near to the instruction being executed




## Base-Register Addressing

- The referenced register contains a main memory address and the address field contains a displacement from that address
- The register reference may be explicit or implicit
- Exploits the locality of memory references
- Convenient means of implementing segmentation
- In some implementations a single segment base register is employed and is used implicitly
- In others the programmer may choose a register to hold the base address of a segment and the instruction must reference it explicitly




#### Indexing


- The address field references a main memory address and the referenced register contains a positive displacement from that address
- The method of calculating the EA is the same as for base-register addressing
- An important use is to provide an efficient mechanism for performing iterative operations
- Autoindexing
  - Automatically increment or decrement the index register after each reference to it
  - $\blacksquare$  EA = A + (R)
  - $\blacksquare$  (R)  $\leftarrow$  (R) + 1
- Postindexing
  - Indexing is performed after the indirection
  - EA = (A) + (R)
- Preindexing
  - Indexing is performed before the indirection
  - $\blacksquare$  EA = (A + (R))



## Stack Addressing


- A stack is a linear array of locations
  - Sometimes referred to as a pushdown list or last-in-first-out queue
- A stack is a reserved block of locations
  - Items are appended to the top of the stack so that the block is partially filled
- Associated with the stack is a pointer whose value is the address of the top of the stack
  - The stack pointer is maintained in a register
  - Thus references to stack locations in memory are in fact register indirect addresses
- Is a form of implied addressing
- The machine instructions need not include a memory reference but implicitly operate on the top of the stack






#### x86 Addressing

- The x86 address translation mechanism produces an address, called a virtual or effective address, that is an offset into a segment. The sum of the starting address of the segment and the effective address produces a linear address.
- If paging is being used, this linear address must pass through a pagetranslation mechanism to produce a physical address. In what follows, we ignore this last step because it is transparent to the instruction set and to the programmer.





## x86 Addressing

- For the **immediate mode**, the operand is included in the instruction. The operand can be a byte, word, or doubleword of data.
- For **register operand mode**, the operand is located in a register. For general instructions, such as data transfer, arithmetic, and logical instructions, the operand can be one of
  - the 32-bit general registers (EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP),
  - one of the 16-bit general registers (AX, BX, CX, DX, SI, DI, SP, BP), or
  - one of the 8-bit general registers (AH, BH, CH, DH, AL, BL, CL, DL).
- There are also some instructions that reference the segment selector registers (CS, DS, ES, SS, FS, GS).




Figure 13.2 x86 Addressing Mode Calculation

# Table 13.2 x86 Addressing Modes

Mode	Algorithm
Immediate	Operand = A
Register Operand	LA = R
Displacement	LA = (SR) + A
Base	LA = (SR) + (B)
Base with Displacement	LA = (SR) + (B) + A
Scaled Index with Displacement	$LA = (SR) + (I) \cdot S + A$
Base with Index and Displacement	LA = (SR) + (B) + (I) + A
Base with Scaled Index and Displacement	$LA = (SR) + (I) \cdot S + (B) + A$
Relative	LA = (PC) + A

LA = linear address
(X) = contents of X
SR = segment register
PC = program counter
A = contents of an address field in the instruction
R = register
B = base register
I = index register
S = scaling factor

<sup>© 2016</sup> Pearson Education, Inc., Hoboken, NJ. All rights reserved.




Figure 13.3 ARM Indexing Methods

## ARM Data Processing Instruction Addressing and Branch Instructions

- Data processing instructions
  - Use either register addressing or a mixture of register and immediate addressing
  - For register addressing the value in one of the register operands may be scaled using one of the five shift operators

- Branch instructions
  - The only form of addressing for branch instructions is immediate
  - Instruction contains 24 bit value
    - Shifted 2 bits left so that the address is on a word boundary
    - Effective range ± 32MB from from the program counter




Figure 13.4 ARM Load/Store Multiple Addressing

#### **Instruction Formats**

Define the layout of the bits of an instruction, in terms of its constituent fields

Must include an opcode and, implicitly or explicitly, indicate the addressing mode for each operand

For most instruction sets more than one instruction format is used

#### + .

#### Instruction Length

- Most basic design issue
- Affects, and is affected by:
  - Memory size
  - Memory organization
  - Bus structure
  - Processor complexity
  - Processor speed
- Should be equal to the memory-transfer length or one should be a multiple of the other
- Should be a multiple of the character length, which is usually 8 bits, and of the length of fixed-point numbers

#### **Allocation of Bits**

Number of addressing modes

Number of operands

Register versus memory

Number of register sets

Address range

Address granularity

**Memory Reference Instructions** Opcode D/I Z/CDisplacement 0 5 11 **Input/Output Instructions** Device Opcode 0 0 2 3 8 9 11 **Register Reference Instructions Group 1 Microinstructions CML RAR BSW** 0 **CLA CLL CMA RAL** IAC 2 3 5 7 9 0 4 6 8 10 11 Group 2 Microinstructions **SMA SZA SNL** RSS **OSR** HLT CLA 5 9 10 **Group 3 Microinstructions CLA** MQA MQL 0 0 0 3 5 9 10 = Direct/Indirect address IAC = Increment ACcumulator D/IZ/C = Page 0 or Current page SMA = Skip on Minus Accumulator CLA = Clear Accumulator SZA = Skip on Zero Accumulator CLL = Clear LinkSNL = Skip on Nonzero Link CMA = CoMplement Accumulator RSS = Reverse Skip Sense CML = CoMplement Link OSR = Or with Switch Register RAR = Rotate Accumultator Right HLT = HaLTRAL = Rotate Accumulator Left MQA = Multiplier Quotient into Accumulator MQL = Multiplier Quotient Load BSW = Byte SWap

**Figure 13.5 PDP-8 Instruction Formats** 

Opcode	Register	I	Index Register	Memory Address
0 8	9 12		14 17	18 35

I = indirect bit

**Figure 13.6 PDP-10 Instruction Format** 



#### Variable-Length Instructions

- Variations can be provided efficiently and compactly
- Increases the complexity of the processor
- Does not remove the desirability of making all of the instruction lengths integrally related to word length
  - Because the processor does not know the length of the next instruction to be fetched a typical strategy is to fetch a number of bytes or words equal to at least the longest possible instruction
  - Sometimes multiple instructions are fetched




Figure 13.7 Instruction Formats for the PDP-11




Figure 13.8 Examples of VAX Instructions





Figure 13.9 x86 Instruction Format

	31 30 29 28	27 26 25	24 23 22 21	20	19 18 17 16	15 14 13 12	11 10 9 8	/ 6 5	4	3 2 1 0
data processing immediate shift	cond	0 0 0	opcode	S	Rn	Rd	shift amour	nt shift	0	Rm
data processing register shift	cond	0 0 0	opcode	S	Rn	Rd	Rs	0 shift	1	Rm
data processing immediate	cond	0 0 1	opcode	S	Rn	Rd	rotate	im	me	diate
load/store immediate offset	cond	0 1 0	P U B W	L	Rn	Rd	immediate			
load/store register offset	cond	0 1 1	P U B W	L	Rn	Rd	shift amour	nt shift	0	Rm
load/store multiple	cond	1 0 0	P U S W	L	Rn		regist	er list		
branch/branch with link	cond	1 0 1	L	24-bit offset						


- S = For data processing instructions, signifies that the instruction updates the condition codes
- S = For load/store multiple instructions, signifies whether instruction execution is restricted to supervisor mode
- P, U, W = bits that distinguish among different types of addressing\_mode

- B = Distinguishes between an unsigned byte (B==1) and a word (B==0) access
- L = For load/store instructions, distinguishes between a Load (L==1) and a Store (L==0)
- L = For branch instructions, determines whether a return address is stored in the link register


#### **Figure 13.10 ARM Instruction Formats**



ror #0 - range 0 through 0x000000FF - step 0x00000001



ror #8 - range 0 through 0xFF000000 - step 0x01000000



ror #30 - range 0 through 0x000003FC - step 0x00000004

#### Figure 13.11 Examples of Use of ARM Immediate Constants





Figure 13.12 Expanding a Thumb ADD Instruction into its ARM Equivalent

#### Thumb-2 Instruction Set

- The only instruction set available on the Cortex-M microcontroller products
- Is a major enhancement to the Thumb instruction set architecture (ISA)
  - Introduces 32-bit instructions that can be intermixed freely with the older 16bit Thumb instructions
  - Most 32-bit Thumb instructions are unconditional, whereas almost all ARM instructions can be conditional
  - Introduces a new If-Then (IT) instruction that delivers much of the functionality of the condition field in ARM instructions
- Delivers overall code density comparable with Thumb, together with the performance levels associated with the ARM ISA
- Before Thumb-2 developers had to choose between Thumb for size and ARM for performance



Halfword 1 [15:13]	Halfword1 [12:11]	Length	Functionality
Not 111	XX	16 bits (1 halfword)	16-bit Thumb instruction
111	00	16 bits (1 halfword)	16-bit Thumb unconditional branch instruction
111	Not 00	32 bits (2 halfwords)	32-bit Thumb-2 instruction

#### Figure 13.13 Thumb-2 Encoding

Address		Cont	tents	
101	0010	0010	101	2201
102	0001	0010	102	1202
103	0001	0010	103	1203
104	0011	0010	104	3204
201	0000	0000	201	0002
202	0000	0000	202	0003
203	0000	0000	203	0004
204	0000	0000	204	0000

Address	Contents
101	2201
102	1202
103	1203
104	3204
201	0002
202	0003
203	0004
204	0000

(a) Binary program

(b) Hexadecimal program

Address	Instruction		
101	LDA	201	
102	ADD	202	
103	ADD	203	
104	STA	204	
201	DAT	2	
202	DAT	3	
203	DAT	4	
204	DAT	0	

Label	Operation	Operand
FORMUL	LDA	I
	ADD	J
	ADD	K
	STA	N
I	DATA	2
J	DATA	3
K	DATA	4
N	DATA	0

(c) Symbolic program

(d) Assembly program

Figure 13.14 Computation of the Formula N = I + J + K

## + Summary

#### Chapter 13

- Addressing modes
  - Immediate addressing
  - Direct addressing
  - Indirect addressing
  - Register addressing
  - Register indirect addressing
  - Displacement addressing
  - Stack addressing
- Assembly language

# Instruction Sets: Addressing Modes and Formats

- x86 addressing modes
- ARM addressing modes
- Instruction formats
  - Instruction length
  - Allocation of bits
  - Variable-length instructions
- X86 instruction formats
- ARM instruction formats